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Abstract—Multiple beyond-CMOS information processing de-
vices are presently under active research and require methods
of benchmarking them. A new approach for calculating the
performance metric, energy-delay product, of such devices is
proposed. The approach involves estimating the device properties
of resistance and switching charge, rather than dynamic evolution
characteristics, such as switching energy and time. Application
of this approach to a wide class of charge-based and non-charge-
based devices is discussed. The approach suggests pathways for
improving the performance of ‘beyond-CMOS’ devices and a new
realistic limit for energy-delay product in terms of the Plank’s
constant.
Index Terms—Energy-delay, beyond-CMOS devices, electronic
devices, spintronic devices, benchmarking
I. INTRODUCTION
SCALING of complementary metal-oxide-semiconductor(CMOS) transistors has enabled the impressive improve-
ment in computing power over the last few decades. However,
this shrinking of device dimensions is expected to reach a limit
in the near future [1]. This has led to an intensive search for
the next information processing device that could potentially
supplement CMOS [2]. A wide range of physics has been
invoked for different ‘beyond-CMOS’ device proposals (see
for example [3], [4], [5], [6], [7], [8], [9], [10], [11], [12],
[13], [14], [15], [16], [17], [18], [19], [20], [21], [22], [23],
[24], [25], [26], [27], [28], [29]), making comparison of their
performance a challenging task. In this paper, we present a
simple, yet universal equation relating the dynamic evolution
characteristics of switching energy (E) and time (τ ) to the
device properties of resistance (R) and the switching charge
(Q). This relation allows us to propose a new approach for
benchmarking and comparing the energy-delay performance
of all information processing devices.
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Energy for switching all information processing devices,
be it CMOS or proposed beyond-CMOS devices, has to be
provided by an electrical power supply that causes charges
to move through metals, semiconductors or insulators. In this
paper, we use this observation to formulate a new approach
for calculating the energy-delay performance metric of devices
and circuits in terms of two quantities: (a) the total charge, Q,
that is involved in switching a device; (b) the resistance, R, of
a device along the current path used for switching. Q, R for
all devices switched by a constant voltage supply, are related
to the switching energy E and switching delay τ through the
central equation of this paper:
Eτ = Q2R. (1)
From a physical standpoint, it is surprising that the dynamic
evolution quantity of E ∗ τ can be determined solely from
the static charge transport characteristics of Q,R even for
non-electronic devices. The analytic proof of Eqn 1, valid
irrespective of the state variable, is presented in Appendix
A. In this paper, we would concentrate on the insight that
can be obtained by evaluating device performance from its
Q, R; since these parameters can be related to the underlying
physical mechanisms of device switching along with pertinent
assumptions, and fundamental and technological limitations.
This ‘Q−R approach’ essentially reduces the ‘search for next
logic switch’ [2] to a problem of identifying the device physics
that would allow operation with low Q and low R.
E∗τ metric of information processing devices has tradition-
ally been evaluated from the estimation or measurements of E
and τ , which easily communicate their potential as a fast or a
low-power digital switch. It would be very relevant to ask why
we need a different approach. We emphasize that the Q − R
approach provides a more convenient way to estimate the same
value of E ∗ τ for all devices, while relating it to the unique
underlying physics of each device. Given our long experience
with transistors, the methods for estimation of E ∗τ of CMOS
devices are well known. However, for beyond-CMOS devices,
the Q − R approach for estimating energy-delay perfomance
offers two distinct advantages.
Firstly, if we were to estimate E and τ directly for
such devices, we would need to perform complex high-speed
measurements or develop a theory of the device’s dynamic
evolution and obtain the energy and delay by solving time-
dependent equations. The Q − R approach allows us to
evaluate E ∗ τ just from static characteristics - Q,R which are
directly connected to underlying physical properties of any
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2Fig. 1. Comparison of device performance with the Q−R approach (a) The energy-delay (E− τ ) plot comparing the performance of various logic devices
(data taken from Ref [31]) (b) E − τ can be translated to a charge-resistance (Q − R) plot using Eq. 4 that gives more insight into device performance.
(c) However Eq. 4 is not valid for devices where τ > τpu, the pulse width (d) To put all devices on the same footing it might be better to translate the
E ∗ τ plot to an analogous Q-R(τ/τpu) plot. Similar to the equi E ∗ τ lines in (a), we draw equi Q2R (b) and equi Q2R(τ/τpu) lines in (d) to enable
comparison between different devices. Please refer to Appendix. Table I for data and device nomenclature.The acronyms used are as follows: CMOS-HP
(high performance CMOS), CMOS-LP (low power CMOS), HomJTFET (Homojuntion III-V tunneling FET), HetJTFET(Heterojunction TFET), gnrTFET
(Graphene nanoribbon TFET), GpnJ (Graphene pn-junction), BisFET (Bilayer pseudospin FET), SpinFET (Sughara-Tanaka SpinFET), STT/DW (Spin torque
domain wall), STMG (Spin torque majority gate), STT-triad (Spin transfer torque triad), STOlogic (Spin torque oscillator), ASL(All spin logic), SWD (Spin
wave device), NML (Nanomagnetic logic); e: Charge of an electron (1.6×10−19C), h: Plank’s constant.
information processing device. For example, Q is related to
the supply voltage and the total capacitance of the current
path for electronic devices. For spin-torque switched devices,
Q is proportional to the total number of Bohr Magnetons or
elementary spins in the nanomagnet [30].
Secondly, the plethora of state variables and physical phe-
nomena involved in the beyond-CMOS device proposals make
it difficult to judge whether the projections of performance in
terms of E and τ are pessimistic, realistic or whether they even
violate fundamental limits (which can be physical principles
or technological.) Neverthless, specification of performance in
terms of Q and R, both being physical device parameters,
often allows us to judge how far away these projections are
from a practical commercial device. Consider, for example,
a hypothetical switch that claims to have E = 0.01aJ ,
τ = 100ps for a 100mV operation. At first glance, these
would be impressive characteristics for a potentially low-
power switch. However, if the performance of the same device
is expressed by R = 108Ω and Q = 0.6 electrons, it would
be immediately clear that the Q is too low and susceptible
to noise, while R is unrealistically high, pointing to problems
from leakage currents in other current paths.
II. CHARGE-RESISTANCE APPROACH
Recently, Nikonov et. al. [31] presented a comparative
study of beyond-CMOS devices and circuits. They compared
the projected performance of various devices based on their
position on an E − τ plot (Fig 1a). Ideally, we would like
devices which are both low-power and low-delay and occupy
the lower left corner of the E− τ plot. However, from Fig 1a,
it is apparent that few ‘beyond-CMOS’ devices have projected
E∗τ better than CMOS. The extraordinary E−τ of CMOS has
3been achieved by years of scaling, also evident from Moore’s
law [32]. The possiblity of scaling the beyond-CMOS devices
to lower their E ∗τ product cannot be inferred from the E−τ
plot.
Nevertheless, translating the E−τ data in Fig 1a into Q−R
(Appendix B) allows us to analyze and compare performance
of devices on a Q − R plot (Fig 1b), which immediately
suggests the scaling potential and pathways for improvement
of different devices. Similar to the E−τ plot, we would like to
have devices occupying the lower left corner of a Q−R plot
i.e. devices which have a low Q as well as low R. However,
it can be observed that in general, the electronic devices
have higher R and lower Q, ranging from tens to hundreds
of electrons. It may be difficult to scale the already low Q
further. However, in general, Q of electronic devices can be
decreased by lowering the supply voltage (VDD) or by using
a more efficient device which would allow switching with
a smaller capacitance since switching of electronic devices
involves charging/discharging a capacitance (C) by VDD such
that Q = CVDD. The R of these electronic devices may be
decreased by choosing a different material, preferably metallic
conductors.
Most spintronic/magnetic devices are metallic, leading to
favorable low R (Fig 1b); but switch tens of thousands of
electrons. Thus, to make E ∗ τ comparable or better than
CMOS, Q should be reduced. Relationship of Q to the
device hardware and lay-out for electronic devices is easy to
comprehend (Appendix B). Since E is provided by electrons
driven by an electrical power supply, Q can indeed be related
to physical device parameters for most information processing
devices, even for spintronic and magnetic devices. Consider
for example, the case of All spin logic (ASL) device [26]
which involves switching of nanomagnets by the phenomemon
of spin transfer torque, where each injected spin-polarized
electron flips one Bohr Magneton or spin in the magnet. This
leads to a simple relation between Q and Ns, the number or
spins comprising the magnet [30]:
Q ∼ 2qNs
η
,
where η is the efficiency related to the spin to charge current
ratio. Owing to large Ns, the Q for the state of the art magnets
is much greater than corresponding electronic devices (Supp
II). Thus, Q can be scaled by reducing Ns in a way that does
not compromise the stability of the magnet [30]. Another way
of decreasing Q is to increase η, which seems possible in the
light of the recent experiments which switch huge magnets
using spin Hall effect [33] where η > 1.
The Q−R approach, applied to ASL or similar spin torque
based logic devices, helped us identify the device properties
that should be changed to improve the E − τ performance
of these devices. A similar exercise for relating the Q,R
to physical device parameters can be done for almost all
information processing devices (Appendix. Table II). Q,R are
sufficient to determine E ∗ τ of any device switching with a
constant VDD. Comparison of the position of devices in the
E − τ (Fig 1a) and Q − R plot(Fig 1b) brings to light a
few ‘special cases’. Some of the spintronic devices (colored
in green, Fig 1b) appear to have low Q and low R despite not
comparing favorably with other logic devices on the E − τ
plot, since Eτ > Q2R for these devices(Fig 1c). Physically,
this is because these devices are switched by a short voltage
pulse(τpu) leading to a small Q; but the long magnet switching
time (τ > τpu) affects its E − τ performance. Eqn 4 is still
valid for the duration the voltage pulse is on (t = τpu) and to
consider such devices where τ > τpu, Eqn 4 can be rewritten
as (Appendix A):
Eτ = Q2R (τ/τpu) ; τ ≥ τpu (2)
Eq. 6 is universally valid for all information processing devices
switched by a voltage pulse of constant amplitude. Thus, to
compare all devices on the same footing irrespective of the
relation between τ and τpu, it might be better to compare the
plot of Q vs R(τ/τpu)(Fig 1d) which is analogous to the E−τ
plot for all logic devices. Indeed in Fig 1d, the position of the
special cases outlined in Fig 1c reflect their position on the
E − τ plot.
III. LIMIT OF ENERGY-DELAY
One of the main advantages of re-mapping E− τ to Q−R
is the evaluation of the possibility of scaling down E ∗ τ
product by scaling Q,R. Thus, it is important to investigate the
minimum possible E ∗ τ product for information processing
devices. E ∗ τ product involved in the switching a single
electron is limited by the Uncertainty relation [34]:
Eτ ≥ h
which relates E ∗ τ to h, the Plank’s constant. While the
uncertainty relation is definitely valid for a multi-electron
switching event, it may be possible to have a stricter lower
bound on the E∗τ product depending on whether the electrons
are switching simultaneously, sequentially or a combination
of both. Such a limit for E ∗ τ product, involved in any
fast switching event, can be presented using Eqn 4 since Q
is fundamentally quantized and R is limited by the interface
resistances.
Consider a switching event which involves N charges:
Q = Nq.
If the charges pass through a M-moded resistor, the resistance
of a device is limited by
R ≥ h
q2σM
where σ is the effective ‘spin’ of the electrons (σ = 2 if we
consider the up and down spin of electrons, σ = 4 for graphene
due to its ‘pseudospin’ [35]). If we apply these values of Q,R
to Eqn 4 we get an important result:
Q2R = Eτ ≥ h
(
N2
σM
)
(3)
where each of the three quantities (N, σ,M) on the right side
of Eqn 3 are well-defined physical quanties.
It is easy to see that if we consider charging a capacitor
with a single electron through a single moded conductor, Eqn 3
4Fig. 2. Comparison of the projected energy-delay of CMOS-HP to the
fundamental limits of E∗τ according to Eqn 3. E∗τ has been calculated from
the CMOS-HP projection numbers in ITRS tables [37] for each technology
node defined by the metal half-pitch (F). The width of the device has been
assumed to be 4F. Femi wavelength(λf ) used in the calculation of the number
of modes, M has been assumed to be 11nm corresponding to a carrier density
of 5×1012/cm2.
reduces to the uncertainty relation. However, most real devices
involve charging of at least tens to hundreds of electrons and
Eqn 3 predicts a realistic stricter lower bound on E∗τ product
than that given by the uncertainty relation for these devices.
An explanation of the limit in Eqn 3 can be suggested if we
consider the switching event as a transport of N electrons
through M parallel paths or modes in (N/σM ) sequential
batches.
Feynman [36] argued that if we arrange sp logic units: p
parallel rows of s logic units in series, the net energy-delay
product would be
Eτ = ps2E0τ0,
where E0 and τ0 are energy and delay for each unit. The
transport of N electrons can be considered as N logic events
of switching one electron, σM of which occur simultaneously
through the M modes. If E0-τ0 is the energy-delay involved
in the switching of one electron, the transport of N electrons,
sequentially in (N/σM ) batches, through σM parallel paths
should have an energy delay of
Eτ = σM(N/σM)2E0τ0
,since p = σM and s = (N/σM) in this case. Assuming, E0
and τ0 abide by the uncertainty principle, we get the relation
in Eqn 3 for the case of switching N electrons.
Eqn 3 indicates that energy-delay product can possibly
approach h only for a scaled system with low N if the charges
are transported through metals where M is high. Scaling of
CMOS has reduced the N at the device level; we estimate
N=168 for CMOS-HP projections in Ref [31]. However, M
is low in these scaled semiconductors. Considering the width
(W) of 60nm [31] and Fermi wavelength (λf ) of ∼11nm, M
can be estmated to be ∼11 using M = Int[W/(λf/2)] [38].
According to Eqn 3, this leads to Eτ ≥ 2465h for CMOS-HP.
This crude estimate is 3 times lower than the E ∗τ product of
CMOS (Fig 2), assuming σ = 1. However, scaling of CMOS
makes it more efficient, operating closer to the E∗τ limit (Fig
2).
The above example of evaluating the limits of CMOS
operation brings forth the utility of the quantum limit in
Eqn 3 for practical information processing devices. It is well
known that there is a trade-off in switching energy and delay;
faster switching requires higher overdrive and higher energy
consumption. Infinitely slow or adiabatic switching requires a
minimum reversible energy expenditure, sometimes referred
to as the Landauer limit [39]. Currently, this limit is of
academic interest since most future-generation CMOS and
‘beyond-CMOS’ devices aim to operate at the other extreme
of switching with as low τ as possible without raising the
energy consumption of the device above present day CMOS.
The limit in Eqn 3 addresses this energy-delay trade-off. For
a real device, Eqn 3 helps us estimate how low the E ∗ τ
product can be, given the technological and cost constraints
that determine N,σ and M.
IV. CONCLUSION
In essence, the Q − R approach presented in this paper
helps us appreciate the insight into device characteristics that
can be obtained from the energy-delay performance metric.
If a device is projected to have spectacular energy-delay
performance, the Q− R approach immediately indicates that
we need to investigate what device physics leads to low Q,R. A
low projected device Q (say tens of electrons, Appendix Table
I), would raise questions on the effect of various electronic
noise sources and device parasitic capacitances on the value
of Q. A low R (tens of Ohms) would raise questions on the
effect of parasitic resistances on the projected value of R. On
the other hand, if a device has unimpressive energy-delay, the
Q− R approach can help us judge whether the energy-delay
can potentially scaled down further. Essentially, the Q − R
approach reduces the ‘search for next switch’ to a problem of
identifying the device physics that would allow operation with
low Q and low R.
We end the paper by noting that the Q − R approach
presented for individual devices, can also be extended to larger
systems and circuits. We have applied the Q − R approach
to evaluate E ∗ τ of few simple logic circuits, where it can
seamlessly incorporate even the parasitic charge and resistance
of interconnects. Neglecting parasitics, the total Q of such
circuits is simply the product of individual device Q and the
total number of devices involved in the circuit. However, Q
in the presence of interconnect charge and the relation of
overall circuit R to device R is non-trivial and we leave the
treatment to future publications. Nevertheless, the possibility
of extending Q−R approach to larger systems also suggests
the validity of the limit on E ∗ τ product for larger systems,
where it could provide the quantitative formulation of the
energy-delay tradeoff that is fundamental to the operation of
most systems.
5APPENDIX A
THE CHARGE-RESISTANCE METRIC
Our aim in this section is to justify the simple relation for
the energy (E)-delay (τ ) product introduced in the paper:
Eτ = Q2R. (4)
where Q is the total charge that is involved in switching a
device; R is the resistance of a device along the current path
used for switching. The relation can be easily derived for the
simplified case of constant voltage VDD and current I in a
current path with capacitance C and resistance R. Then the
energy and delay are:
E = CV 2DD = QVDD,
τ = Q/I,
and their product is
Eτ = RC2V 2DD = RQ
2
which is the same as Eq. 4. The relation between E − τ and
Q−R in case of capacitor charging has been pointed out by
other authors (see for example Ref. [36]). However, in this
section, we introduce Eq. 4 as a generic relation valid for
all information processing devices that derive the switching
energy from a voltage pulse with constant amplitude VDD.
Consider a generic switch in which the voltage is applied
as a pulse of duration τpu:
V (t) =
{
VDD t ≤ τpu
0 t > τpu
For most switching events (e.g. the case of switching a
capacitor), the switching time is limited by the charging time
τ = τpu. However, in some logic devices, e.g. spintronic
devices switched by magnetostrictive effect(see for example
Ref [40]), switching of the state variable (magnetization) takes
much longer than the time period over which the voltage pulse
is turned on. However, no energy is supplied by the source
in this process since V(t)=0 for t > τpu. Hence the energy
supplied by the power supply can be evaluated by integrating
the power supplied from t=0 to t=τpu
E =
∫ τpu
0
V (t)I(t)dt = VDDQ (5)
where Q =
∫ τpu
0
I(t)dt. If the current varies as a function
of time, the average current can be defined as Iavg =∫ τpu
0
I(t)dt/τpu. In other words,
τpu = Q/Iavg
Thus the relations for E and τpu lead to
Eτpu = Q
2(VDD/Iavg) = Q
2R
which is a generalization of Eq. 4. Q and R can thus be related
to Eτ by the general relation:
Eτ = Q2R (τ/τpu) ; τ ≥ τpu (6)
Eq. 6 is thus universally valid for all information processing
devices switched by a voltage pulse of constant amplitude
VDD.
APPENDIX B
Q−R APPROACH FOR BEYOND-CMOS DEVICES
In the previous section, we discussed that Eq. 6 holds if (a)
energy is supplied by voltage pulse with constant amplitude
and, (b) τ ≥ τpu. These conditions are valid for most beyond-
CMOS devices, especially those considered in Ref [31]. As
such, the Q, R for different devices can be extracted (Table
I) from the E,τ ,τpu data in Ref [31] using Eqs. 5 and 6. In
this paper we have only considered the devices investigated
by Nikonov and Young [31]. These device broadly span dif-
ferent state variables of charge (CMOS-HP (Si MOSFET high
performance), CMOS-LP (Si MOSFET low power), HomJT-
FET (III-V tunneling FET), HetJTFET(Heterojunction TFET),
gnrTFET (Graphene nanoribbon TFET), GpnJ (Graphene
pn-junction), BisFET (Bilayer pseudospin FET), SpinFET
(Sughara-Tanaka SpinFET)) and spin/magnetization (STT/DW
(Spin torque domain wall), STTMG (Spin torque majority
gate), STT-triad (Spin transfer torque triad), STOlogic (Spin
torque oscillator), ASL(All spin logic), SWD (Spin wave
device), NML (Nanomagnetic logic)).
To obtain the Q,R numbers in Table I, we utilized Eqns
5,6 and the E,τ data in Ref. [31]. However, as mentioned
earlier, the benefit of the Q−R approach is Q,R can be easily
estimated from device parameters. For most charge based
devices, Q,R can be easily related to: Q is the charge that
is stored in a capacitor involved in the switching event; while
R is the resistance through which the capacitor is charged.
Consider for example the case of CMOS-HP. The Q and R
numbers (Table I) for CMOS-HP can be easily reconciled
to by considering the numbers on the ITRS (International
Technology Roadmap for Semiconductors [37]) roadmap for
15 nm MOSFETs, namely
Supply voltage, V = 0.73 volts
On Current, ION = 1.805 mA/m
Intrinsic delay (τ )=0.25ps.
Assuming a width of W = 4F (F=15nm) =0.06 µm, we have
Q = IONτ ∼ 168e where e is the charge of an electron.
The resistance R = VDD/ION = 6.7× 103Ω.
Hence Q2R = 0.0046fJ-ps ∼ 7355h
where h is the Plank’s constant.
Analysis of the device from the Q−R viewpoint immediately
suggests that to improve the performance of CMOS-HP or
similar charge based devices, we should move towards devices
with smaller resistance (or lower VDD, the same or slightly
higher ION ) and attempt to decrease the charge by lowering
VDD or by using a more efficient device which would allow
switching with a smaller capacitance of the switch.
Relationship of Q to physical device parameters for elec-
tronic devices is easy to comprehend. We mentioned in the
paper that Q can be related to physical device parameters
for most devices, even for spintronic and magnetic devices
e.g. All spin logic (ASL) device where the information is
stored in the magnetization of magnets which communicate
via spin currents. The Q, in this case, is easily understood
from Ref [30] which establishes that
Q ∼ 2qNs
η
(7)
6TABLE I
THE Q,R EXTRACTED FROM THE DATA IN NIKONOV AND YOUNG’S PAPER [31] FOR VARIOUS LOGIC DEVICES. THE DEVICES ABOVE THE HORIZONTAL
LINE HAVE τ = τpu WHILE THOSE BELOW IT HAVE τ ≥ τpu . DEVICES WHICH CLAIM TO SWITCH Q < 100e AND R < 1kΩ ARE SHADED. THE EFFECT
OF PARASITIC AND NOISE Q,R MAY BE MORE PRONOUNCED IN THESE DEVICES. THE ACRONYMS USED ARE AS FOLLOWS: CMOS-HP (SI MOSFET
HIGH PERFORMANCE), CMOS-LP (SI MOSFET LOW POWER), HOMJTFET (HOMOJUNTION III-V TUNNELING FET), HETJTFET(HETEROJUNCTION
TFET), GNRTFET (GRAPHENE NANORIBBON TFET), GPNJ (GRAPHENE PN-JUNCTION), BISFET (BILAYER PSEUDOSPIN FET), SPINFET
(SUGHARA-TANAKA SPINFET), STT/DW (SPIN TORQUE DOMAIN WALL), STMG (SPIN TORQUE MAJORITY GATE), STT-TRIAD (SPIN TRANSFER
TORQUE TRIAD), STOLOGIC (SPIN TORQUE OSCILLATOR), ASL(ALL SPIN LOGIC), SWD (SPIN WAVE DEVICE), NML (NANOMAGNETIC LOGIC); e:
CHARGE OF AN ELECTRON (1.6×1019C), h: PLANK’S CONSTANT
Device State Voltage Delay (τ ) Pulse width Eτ = Q2R(τ/τpu) Charge Resistance
Variable V(DD) V ps (τpu) ps h (Q) e (R) Ω
CMOS-HP Charge 0.73 0.25 0.25 7.4×103 168 6.8×103
CMOS-LP Charge 0.3 92.08 92.08 4.6×105 69 2.5×106
HomJTFET Charge 0.2 3.27 3.27 4.8×103 31 1.3×105
HetJTFET Charge 0.4 0.33 0.33 2.0×103 61 1.3×104
gnrTFET Charge 0.25 0.79 0.79 1.8×103 38 3.2×104
GpnJ Charge 0.7 2.17 2.17 4.7×105 127 7.4×103
BisFET Exciton 0.6 1.36 1.36 4.5×104 230 2.2×104
SpinFET Charge 0.7 1.02 1.02 4.6×104 269 1.7×104
STT/DW Spin 0.01 1762.90 1762.90 3.0×108 6.9×104 1.6×103
STOlogic Spin 0.01 1000.00 1000.00 5.3×108 2.2×105 284
ASL Spin 0.01 205.16 205.16 3.4×107 6.8×104 190
STMG Spin 0.1 297.61 0.25 6.2×105 86 1.8×103
STT-triad Spin 0.1 298.03 0.67 4.9 ×106 682 615
SWD Spin 0.1 297.61 0.25 6.2×105 86 1.8×103
NML Spin 0.1 400.00 0.36 1.2×107 1.2×103 1.8×103
where η is the efficiency related to the spin to charge current
ratio, assumed to be 0.2 based on today’s devices; Ns is the
number of Bohr Magnetons or spins comprising the magnet
and is given in general by
Ns =
2Ku2Ω
µBHk
where Ku2 is the uniaxial anisotropy constant, Ω is the volume
of the magnet such that Ku2Ω is the energy barrier for magnet
switching, µB is the Bohr Magneton and Hk is the uniaxial
anisotropy field. In Ref [31], Nikonov and Young assumed the
barrier for magnet switching, Ku2Ω = 90kT,HK = 3T for
ASL. This translates to Ns ∼ 15000. Though this value of Ns
corresponds to a relatively small magnet compared to those
used in spin-torque experiments (see for example Ref [41]),
the corresponding Q is huge, contributing to the higher Eτ of
ASL and other spin torque switching based switches.
A similar exercise for relating the Q,R to physical device
parameters can be done for almost all information processing
devices. Such an exercise would help identify the device prop-
erties that should be changed to improve the Eτ performance.
The relationship of Q and R to physical device parameters
for a few logic devices has been summarized in Table II.The
expressions of Q,R can be easily derived from the discussion
describing the operation of these devices presented in Ref [31].
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TABLE II
Q, R CAN BE RELATED TO PHYSICAL DEVICE PARAMETERS, EVEN FOR
DEVICES WITH STATE VARIABLE OTHER THAN CHARGE. THIS ALLOWS
IMPROVEMENT OF Eτ = Q2R BY TUNING DEVICE PARAMETERS.
(C-CAPACITANCE, NC-NUMBER OF CHARGES IN THE CAPACITOR,
ION -ON CURRENT, Ns- NUMBER OF BOHR MAGNETONS COMPRISING A
MAGNET, η- INJECTION EFFICIENCY [30] Bwi-REQUIRED MAGNETIC
INDUCTION FROM A WIRE, pm-WIRE WIDTH, tnm-EMPERICAL
SWITCHING TIME OF NANOMAGNETS IN AN ARRAY, µ-PERMEABILITY
AROUND THE WIRE, µ0-PERMEABILITY OF VACUUM, Rcoil-COIL
RESISTANCE, Rjunc-RESISTANCE OF THE INTERFACE BETWEEN THE
MAGNET AND THE CHANNEL, Ims-CURRENT REQUIRED TO CHANGE THE
POLARIZATION OF THE PIEZOELECTRIC MATERIAL, Pms-REMNANT
POLARIZATION, A-AREA OF MAGNET).
Device Charge (Q) Resistance (R)
Electronic devices CVDD VDD/ION
(e.g. CMOS)
Switching of magnet with current
Spin torque (e.g. ASL) 2qNs/η Rjunc
Magnetic field (NML) 2Bwipmtnm/µµ0 Rcoil
Voltage switching of magnet
NML, SMG, SWD, STT triad PmsA+ CVDD VDD/Ims
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